


Substitute for form 1449A/PTO  
**INFORMATION DISCLOSURE  
STATEMENT BY APPLICANT**  
(Use as many sheets as necessary)



Complete if Known

Application Number	09/944985
Filing Date	August 30, 2001
First Named Inventor	Bhattacharyya, Arup
Group Art Unit	Unknown
Examiner Name	Unknown

Sheet 1 of 1

Attorney Docket No: 01303.023US1

**US PATENT DOCUMENTS**

Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
TT	US-4870470	09/26/1989	Bass Jr. et al	357	23.5	10/16/1987

**FOREIGN PATENT DOCUMENTS**

Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T <sup>2</sup>
--------------------	---------------------	------------------	---	-------	----------	----------------

**OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS**

Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
TT	✓	BHATTACHARYYA, A., "Physical & Electrical Characteristics of LPCVD Silicon Rich Nitride", ECS Technical Digest, J. Electrochem. Soc., 131(11), 691 RDP, New Orleans, (1984), 469C	
TT	✓	BLAUWE, J., et al. , "A novel, aerosol-nanocrystal floating-gate device for non-volatile memory applications", IEDM, (2000), pp. 683-686	
TT		HAN, K., et al. , "Characteristics of P-Channel Si Nano-Crystal Memory", IEDM, (2000), pp. 309-312	
TT		LEE, J., "Effect of Polysilicon Gate on the Flatband Voltage Shift and Mobility Degradation for ALD-Al <sub>2</sub> O <sub>3</sub> Gate Dielectric", IEDM, (2000), pp. 645-648	
TT		LUAN, H., "High Technology Ta <sub>2</sub> O <sub>5</sub> Gate Dielectrics with Tox,eq<10A", IEDM, (1999), pp. 141-144	
TT	✓	MANCHANDA, L., "High K Dielectrics for CMOS and Flash", <u>Extended Abstracts of the 1999 International Conference on Solid State Devices and Materials</u> , Tokyo, (1999), pp. 150-151	
TT	✓	MANCHANDA, L., et al. , "High-K Dielectrics for Giga-Scale CMOS and Non-Volatile Memory Technology", <u>Lucent Technologies</u> , Bell Laboratories, (2000), 1 page	
TT		OHBA, R., et al. , "Non-Volatile Si Quantum Memory with Self-Aligned Doped Stacked Dots", IEDM, (2000), pp. 313-316	

RECEIVED  
JUN 28 2002  
TECHNOLOGY CENTER 2800

EXAMINER

*Thien Lam*

DATE CONSIDERED

07-24-03